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We describe a high-speed physical random number generator based on a hybrid Boolean network
with autonomous and clocked logic gates, realized on a reconfigurable chip. The autonomous logic
gates are arranged in a bidirectional ring topology and generate broadband chaos. The clocked logic
gates receive input from the autonomous logic gates so that random numbers are generated physically
that pass standard randomness tests without further post-processing. The large number of logic
gates on reconfigurable chips allows for parallel generation of random numbers, as demonstrated by
our implementation of 128 physical random number generators that achieve a real-time bit rate of
12.8 Gbit/s.
PACS numbers: 05.45.Gg, 64.60.aq, 05.45.-a
True random numbers guarantee the integrity of cryp-
tographic protocols used in secure communications [1]
and the accuracy of Monte-Carlo simulations used in cli-
mate or biomedical sciences [2]. They can only be ex-
tracted from physical entropy sources, such as quantum
fluctuations [3, 4] and electrical noise [5], as opposed
to pseudo-random numbers that are obtained from de-
terministic mathematical algorithms. Recently, it was
found that chaotic dynamics in the presence of constant
perturbation by microscopic noise can also be used for
the physical generation of random numbers [6, 7]. With
this approach, real-time rates of ∼ 2 Gbit/s have been
achieved [8, 9].
The generation of true random numbers presents chal-
lenges because of intrinsic bias (non-identical proportion
of “0” and “1”) and correlations originating from the
physical source. Both effects diminish the quality of the
random numbers, resulting in failure of statistical ran-
domness tests [10]. Bias and correlations can be reduced
using post-processing, such as by combining multiple bit
streams from identical uncoupled systems or hashing ran-
dom bits from the bit stream produced by a single device
[5, 8]. The downside of these approaches is an increase
in the number of devices or a decrease in the bit rate,
respectively. In most studies of ultra-fast random num-
ber generation, the post-processing is performed off-line
[7] because of technological limitations so that the actual
generation rate of high-quality random numbers is much
lower. Other challenges include scalability to higher rates
and interfacing with computing and communication ar-
chitectures, which have triggered recent developments of
monolithically-integrated devices [9].
Chaotic photonic devices have dominated the research
on the high-speed physical generation of random numbers
because of their large bandwidth, which enables very high
data rates [8]. Recently, experiments have demonstrated
that broadband chaos can also be generated by circuits
of autonomous logic gates, which do not rely on a clock.
These electric circuits are also promising candidates for
random number generation because they can be imple-
mented on compact electronic chips [11, 12], which are
inexpensive and highly integrable in communication ar-
chitectures. However, due to large bias in their output
voltage, they fail statistical randomness tests. They are
a physical implementation of a generic class of complex
systems known as autonomous Boolean networks (ABNs)
[13, 14]. ABNs consist of nodes with Boolean outputs
that evolve continuously in time according to a Boolean
function of the Boolean inputs. The electronic realiza-
tion of ABNs leads to the generation of analog output
values because of the continuous switching between the
Boolean voltages.
Field-programmable gate arrays (FPGAs) are ideally
suited to realize large-scale experiments on Boolean net-
works [15]. Typically, 105 to 106 logic gates can be as-
signed to execute any Boolean function and wired flexibly
to constitute any desired network topology. Networks
that generate random numbers can be implemented in
parallel to multiply the bit rate, and inexpensive inter-
faces can be used for the high-speed connection to a com-
puting or communication architecture.
In this Rapid Communication, we show that ran-
dom numbers can be generated physically using a hy-
brid Boolean network (HBN), which consists of the com-
bination of an ABN in the chaotic regime integrated
with a single clocked node. First, we analyze the au-
tonomous part of the HBN and describe its transition
to chaos. Above a certain network size, we find that
the autonomous part generates high entropy. Then, we
discuss the clocked part of the HBN that mixes the dy-
namics of the autonomous part to reduce bias and cor-
relations. As a result, our HBN generates high-quality
physical random numbers that pass standard random-
ness tests successfully without further post-processing at
a rate of 100 Mbit/s. Finally, by implementing 128 un-
coupled HBNs in parallel on a single FPGA, we achieve
a real-time rate of 12.8 Gbit/s.
Our HBN is illustrated in Fig. 1a; its autonomous
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FIG. 1: a) Hybrid Boolean network (HBN) composed of
N = 16 autonomous nodes and one clocked node. Nodes
execute XOR and XNOR logic functions with three (four)
inputs and three (one) outputs for the autonomous (clocked)
node. The clocking of the central node is realized using four
clocked flip-flops. Links without arrows are bidirectional. The
output of the HBN is a random bit stream. b) Non-ideal
behaviors present in an electronic logic gate.
part is an ABN with a topology previously proposed in
Ref. [16]. The ABN consists of N nodes with three inputs
and outputs assembled in a bidirectional ring topology
with nearest-neighbor coupling and self-feedback, where
N − 1 nodes execute the exclusive-OR (XOR) Boolean
function and one node executes the Boolean inverse of
the XOR (the XNOR Boolean function).
When operated autonomously, logic gates are sub-
jected to various non-ideal effects, as illustrated in
Fig. 1b. Specifically, their dynamics are affected by
low-pass filtering, a finite gate propagation time τLG
(τLG = 280 ± 10 ps for the Altera Cyclone IV FPGA),
and a continuous input-output relationship described by
a sigmoidal gate activation function. The combination
of these effects has significant impact on the dynamics of
the ABN.
The dynamical behavior of the ABN for a small num-
ber of nodes N < 5 is a steady state, which involves
node output voltages that are at intermediate values be-
tween low and high Boolean voltages. Consequently, the
output voltages satisfy a self-consistency condition of the
sigmoidal gate activation function of the logic gates.
In this steady-state regime, the dynamics are pre-
vented from displaying oscillations because the propaga-
tion time around the network NτLG is short. Here, oscil-
lations with the lowest possible frequency f = 1/(2NτLG)
(corresponding to a single Boolean transition traveling
around the ring network) are attenuated by the low-pass
frequency filtering characteristics of the nodes. That is,
the frequency-dependent gain is less than one for that
frequency and all higher modes. For the ABN to bifur-
cate to non-steady dynamics, the propagation time must
be larger, which is achieved by increasing N .
For N = 5, the ABN displays periodic oscillations with
frequency f ≈ 1/(2NτLG), as shown in Fig. 2a. The os-
cillatory dynamics originate from the low-pass filter char-
acteristics of the logic gates. The first oscillation mode
with frequency f = 1/(2NτLG) is amplified and the next
mode with frequency f = 1/(NτLG) and all higher modes
are still attenuated. Hence, the ABN has a size corre-
sponding to a propagation delay that allows for exactly
one Boolean transition to propagate.
As shown in Fig. 2b, the periodic oscillations generated
by the ABN for N = 5 have timing jitter, which is a ran-
dom fluctuation of the phase due to thermal, shot, and
flicker noise from each logic gate [17]. The jitter in the
oscillatory dynamical regime of ABNs can be exploited
for physical random number generation, as detailed by
previous studies on inverter oscillators [18, 19]. In one
approach, random numbers are generated using multi-
ple unidirectional ring oscillators built from ∼ 1300 au-
tonomous inverter gates together with multiple clocked
XOR logic gates. However, this standard approach has
been proven to be flawed [12].
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FIG. 2: a) Temporal evolution of the network for N = 5
measured from one autonomous node, displaying oscillatory
dynamics. b) Distribution of the time differences ∆t between
two consecutive Boolean transitions for N = 5, quantified
by the probability density function (PDF) centered at zero.
c) Temporal evolution and d) PDF for ∆t for N = 6 when
the ABN displays chaos. e) Temporal evolution and f) PDF
for ∆t for N = 16 when the ABN also displays chaos. The
Boolean networks are realized on the FPGA Altera Cyclone
IV EP4CE115. Data and Boolean transitions are sampled at 5
GSa/s with 12-bit quantization and 8 GHz analog bandwidth
using oscilloscope DSO 90804A.
3For N > 5, the ABN displays chaotic dynamics
corresponding to irregular fluctuation between the two
Boolean voltage levels [11] as shown in Fig. 2c and e for
N = 6 and N = 16, respectively. The frequency spec-
trum of the chaos (not shown) extends to ∼ 600 MHz at
the 10 dB drop-off point.
Chaos in the ABN is a result of our choice of logic func-
tions, high connectivity, heterogeneity in propagation de-
lays, and the autonomous mode-of-operation. The three-
input XOR and XNOR logic functions have maximum
Boolean sensitivity, meaning that a Boolean transition in
any of the three inputs induces a Boolean transition in
the output [20]. Furthermore, whenever a node creates
a Boolean transition, it is distributed to its two neigh-
bors and to itself. The heterogeneity in the propaga-
tion delays implies that transitions occur with a relative
time shift, as opposed to occurring simultaneously as in
synchronous Boolean networks [21]. Heterogeneities are
caused by the inherent variability and state and history
dependence of the propagation delay of logic gates [22, 23]
and path differences between the on-chip links. Conse-
quently, a transition in the output of one autonomous
node can cause three subsequent transitions, themselves
inducing nine transitions. This cascading process leads
to an accumulation of transitions with a generation rate
that is bounded by the cut-off frequency of the low-pass
filter of the logic gates.
The chaos can be characterized by the distribution of
time intervals between two consecutive Boolean transi-
tions, as shown in Fig. 2d and f. These distributions are
≈ 200 times broader than the jitter distribution in the os-
cillatory regime (Fig. 2b). Consequently, more random-
ness can be extracted from the dynamics in the chaotic
regime than from jitter in the periodic regime shown
in Fig. 2a. However, the distribution of transitions for
N = 6 presents significant fluctuations (Fig. 2d) that can
introduce undesired statistical properties of the random
numbers, when compared to those provided by a network
with N = 16 nodes (Fig. 2f).
We characterize the irregularity of the chaotic wave-
form generated by an autonomous node in the HBN us-
ing the Shannon entropy [24]. The quality of the random
numbers produced by the clocked node in our HBN is,
however, assessed with standard randomness tests. To
compute the entropy, we sample periodically the voltage
of an autonomous node with period Ts = 10 ns and 1-
bit quantize to obtain a bit stream representative of the
dynamics of the autonomous part of our HBN.
The entropy measured from one autonomous node is
shown in Fig. 3a as a function of N . For N < 5, the
entropy is H = 0 bit/sample; for oscillatory dynamics
with N = 5, it is H ≈ (0.30 ± 0.01) bit/sample. In
the chaotic regime with N = 6, the entropy increases
to H ≈ (0.82 ± 0.01) bit/sample, and for N > 7 it is
H ≈ (0.96 ± 0.01) bit/sample. The overall increase in
entropy describes a dynamical transition with N and is
N
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FIG. 3: a) Entropy of the analog waveform generated by
an autonomous node in the HBN as a function of N defined
by H(X) = −∑xn={0,1} pX(xn) log2 pX(xn) , where X is the
1-bit-quantized voltage sampled at 10 ns intervals and pX(xn)
is the associated probability density of X. b) Autocorrelation
of the chaotic time series of one autonomous node for N = 16.
a consequence of the three different dynamical states.
First, the steady state results in a constant bit stream
that has zero entropy. Second, jitter in periodic dynam-
ics creates a small uncertainty leading to a low level of
entropy for Ts = 10 ns. Third, the chaotic dynamics
has entropy close to the maximum achievable value of
H = 1 bit/sample [24] when sampled with Ts.
To reduce the residual bias, we form an HBN that in-
tegrates the ABN with N = 16 and a clocked node with
four inputs (a standard number of inputs for logic gates
on FPGAs). The ABN generates chaotic dynamics with
a saturated entropy rate. The clocked node of the HBN
realizes a 1-bit quantization operation. Such a quantiza-
tion level is adequate for extracting randomness from the
ABN Boolean chaos whose complexity originates from
the timing of Boolean transition rather than the volt-
age amplitude [11]. The clocked node also performs an
XOR operation, which is known to reduce bias if the in-
coming bit streams are sufficiently uncorrelated [8]. We
find that the cross-correlation between every four nodes
in the ABN leads to a normalized cross-correlation level
below 0.075. This is low enough for the clocked node
to generate a single bit stream with sufficiently low bias
to pass standard randomness tests. The clocked node
includes a flip-flop that samples the autonomous nodes
with a clock frequency of 100 MHz, as shown in Fig. 1a.
This sampling rate corresponds to the maximum transfer
rate to the memory elements on the FPGA and results
in our HBN generating random numbers at a bit rate of
100 Mbit/s. Higher bit rates are allowed by our network
because of the short correlation time (≈ 590 ps) of the
chaotic dynamics generated by an autonomous node, as
shown in Fig. 3b. However, the memory transfer speed
of our inexpensive FPGA platform precludes us from ex-
tracting this accessible entropy rate.
We implement the HBN-based random number gen-
erator on various FPGAs, such as the Altera Cyclone
IV, Altera Stratix IV, Xilinx Virtex VI, and the CPLD
Altera MAX II. For all of the different FPGAs, we as-
sess the quality of the random numbers with 1 Gbit of
data using the NIST and Diehard test suites [10, 25]
4TABLE I: Results of the 800-22 NIST test suite [10] using
1 Gb of data (1000 sequences of 1 Mb) generated by the 128
HBN-based random number generators implemented in par-
allel on an Altera Cyclone IV EP4CE115 FPGA. All tests are
passed successfully because the P-value is larger than 10−4
and the proportion is greater than 0.980.
Statiscal Tests P-value Proportion Result
Frequency 0.0856 0.991 Success
Block frequency 0.7887 0.993 Success
Cumulative sums 0.3191 0.988 Success
Runs 0.2954 0.989 Success
Long runs 0.0081 0.992 Success
Ranks 0.1147 0.995 Success
FFT 0.4750 0.991 Success
Nonoverlapping templates 0.1445 0.983 Success
Overlapping templates 0.6621 0.987 Success
Universal 0.0288 0.990 Success
Approximate entropy 0.5728 0.989 Success
Random excursion 0.3694 0.982 Success
Random excursion var 0.3917 0.982 Success
Serial 0.5544 0.987 Success
Linear Complexity 0.4944 0.992 Success
and observe consistently successful passes at a rate of
100 Mbit/s. This shows that our approach is robust to
changes in technology. Furthermore, the HBN-based ran-
dom number generator requires only 17 logic gates, which
is significantly less than the number needed for random
number generators based on unidirectional ring oscilla-
tors (> 1,300 [18]).
The resulting random numbers generated by the
clocked node of the HBN are non-deterministic because
of the mixing property of chaos, where the electrical noise
that induces jitter is mixed into the chaotic dynamics of
the autonomous nodes. As a result, the chaos ampli-
fies the entropy of the noise and, therefore, constitutes a
larger entropy source than the noise itself [6, 9].
The achievable random bit rate of a single HBN re-
mains one order-of-magnitude below that of photonic sys-
tems. However, the small fraction of required logic gates
is less than 0.02% of the logic gate on an Altera Cy-
clone IV FPGA, allowing us to parallelize thousands of
random number generators, thus increasing the overall
bit rate. Limited by the memory capacity of our FPGA,
we implement 128 uncoupled HBNs in parallel that have
independent temporal evolution and, together, generate
128 random bits per clock cycle. As we keep the sam-
pling rate at 100 MHz, we achieve a cumulative bit rate
of 12.8 Gbit/s. The cumulatively generated random num-
bers pass successfully the NIST tests using 1 Gbit of data
with results shown in Table I. The random numbers also
successfully pass the Diehard tests; results are not shown
here.
In addition to using the statistical test suites, we com-
pute the 3σ confidence intervals for the bias b and serial-
correlation coefficient ρ under the statistical null hypoth-
esis H0 of a perfectly uncorrelated, unbiased random
number generator using n = 3×109 bits. They are given
respectively by bˆ ± 3σˆ/√n = [−2.826, 2.651] × 10−5 and
ρˆ±3√(1− ρˆ2)/(n+ 1) = [−4.177, 6.777]×10−5 [26] with
bˆ, σˆ, and ρˆ being the test statistics for the bias, standard
deviation, and serial-correlation coefficient, respectively.
Because these two intervals contain b = 0 and ρ = 0, H0
is not rejected with a 99.97% confidence.
In conclusion, we generate physically high-quality ran-
dom numbers with a hybrid Boolean network (HBN),
which consists of an autonomous part that displays
chaotic dynamics and a clocked part that mixes the
chaotic dynamics. The HBN can be realized with a small
number of logic gates on an FPGA, allowing for parallel
implementation of many HBNs. The random numbers
pass statistical randomness tests, as demonstrated for a
single HBN and for 128 HBNs in parallel allowing for
bit rates of 12.8 Gbit/s without further processing. With
current chip technology, we conjecture that tens of thou-
sands of HBNs can be implemented in parallel because
our implementation of 128 random number generators ex-
ploits less than 1% of the available logic gates on typical
FPGAs. Our approach using HBNs potentially opens the
path towards Tbit/s physical random number generation
on a single electronic device.
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